Abstract-A methodology based on the theory of Boolean equations has been developed which permits a unified approach to the analysis and synthesis of combinational logic circuits. The type of circuits covered by the approach includes both the classical loopless combinational networks as well as those that contain closed feedback loops and thus have internally a sequential character. To that end, a general multiple-output circuit represented by a Mealy-type machine is studied using characteristic equations (functions) that describe its internal structure. It is shown how behavioral properties of the circuit are reflected through the solutions of these equations. Moreover, it is demonstrated that a multiple-output incompletely specified switching function is realized if a < relation is satisfied between the corresponding characteristic functions. This leads to a new unified outlook on functional decomposition as used in modular synthesis procedures. Although the building modules are allowed to be sequential circuits, it is shown under which conditions the feedback loops are redundant with respect to the realization of a given output characteristic function, and -thus the existence conditions of nondegenerate combinational circuits with loops are stated.
I. INTRODUCTION T HE APPLICATION of Boolean algebra to the design and analysis of switching networks has been considered to be an indivisible part of the theory of switching circuits since the founding work by Shannon [30] . The structure and properties of Boolean functions have been studied in order to design more reliable, economical, and faster digital circuits, and at the same time technological advancements and mere curiosity were posing still new problems to the switching theorists. The solutions to some of the problems gave rise to new theoretical tools and computational procedures whose only mutual link was that they were based on the laws of BoQlean algebra. Thus the point of view obtained with each such theory was usually limited to a particular area, and it did provide little understanding of characteristics in common with other problems. At that point, the Boolean Manuscript received February 18, 1976 ; revised August 3, 1976 . This work was supported in part by the National Research Council of Canada under Grant 3879. differential calculus [20] , [27] was developed, and it was shown that it could be applied in a number of different areas and thus to form a common philosophy underlying the solutions. The solution steps could be described using formally simple formulas, but unfortunately the computations involved in solving actual problems are rather complex. Nevertheless, some practical results were obtained, mainly in the area of fault detection [7] , [20] , [27] .
Consequently, there is a need for some other approach that would be not only formally simple, but would also yield relatively easy computational algorithms.
The potential for the development of such a unifying methodology was seen by a number of authors in the theory of Boolean equations (BE), whose power was even compared with that of differential equations in electric circuit theory [13] . Enough mathematical background has been accumulated with respect to the properties and methods of solution of Boolean equations, as nicely summarized in the monograph by Rudeanu [20] , but relatively few switching theorists know about these techniques and realize their power. A uniform survey of some applications of BE to switching circuits can be found in [20] and to a limited extent in [10] . Svoboda [25] devised a simple tabular method for solving BE, and he proposed a hardware processor [26] that can be used to produce all elementary solutions of a given equation. The machine was simulated by Marin [15] , [16] who, at the same time, developed some of its first practical applications to the synthesis of switching circuits. A summary and extensions of these techniques can be found in Klir [12] , [14] . Brown [1] obtained a method for generating a reduced-general solution to BE which, combined with some of the ideas from [151, [16] , was used to produce an algorithmic procedure for modular synthesis of combinational switching circuits by decomposition [3] . A specialized case of synthesis using BE was also treated by Brown [2] . The properties and applications of sequential Boolean equations were studied in [9] , [28] .
The work to be presented here represents an effort to develop an understanding of the relationship between the theory of BE and the structure of combinational circuits, including those which contain internal feedback loops [11] , [17] , [24] . The and then 4(x,y) = HII, I Xi (x, y) is the characteristic function, such that 4b(x,y) = 1 has equivalent solutions to those of the original system. A special system of two equations will now be considered, namely, the so-called "cascade" equations, defined as follows.
Let I1(x,z) = 1 and '2(x,z,y) = 1 be two consistent equations with respect to the solutions z = z(x) and y = y(x,z), respectively, when IxI = r, Izi = n, IYI = q. Itis required to determine the solutions y = y(x) as generated by solutions z(x) of 4P, = 1 through 4F2(x,z(x),y) = 1. It can be shown [4] that the characteristic function of this cascade system is given as 4>(x,y) = E 4.1(X,Y) -.2(X,7,Y)l (1) function y(x,p), such that for every value p* of the parameter vector p the function y(x,p*) is an elementary solution of (F(x,y) = 1. Also, given any elementary solution y(x), there exists a valuation p* of p, such that y(x) = y(x,p*).
A number of solution methods is available, using map or algebraic techniques [1] , [10] , [12] , [141, [20] , [21] national circuits (without loops) with no internal delays, A system of equations is consistent-has solution(s) y(x) the state transition times being determined and fixed to defined over all x C B'-if 4)(x,y) = 1 is consistent; i.e., At by external delay elements. The activity of the circuit if c(x) = EZeBj4'(x,fl) = 1 identically. Otherwise, the will then be observed at discrete-time instances solutions are defined only over such states of x for which 0,At,2 At, --*,t + At --*, the instances being coincident c (x) = 1 is satisfied.
with those at which the circuit reaches a well-defined state; (4g(x,z') = g (X,z', z')). e) It will be assumed that GSC operates in the following way.
a) The stimulus x cannot change unless the circuit is in steady state. b) The state z and hence the response y are of interest to the external environment only when the circuit has reached steady-state conditions. f) A zero-transition circuit is such that its transitions from an unstable state lead directly to another steady state. If the circuit is stable, then it is a normal circuit in the classical sense. If oscillations are also permitted, then 0-transition is synonymous with quasi-normal. g) Combinational behavior: Assuming GSC to be in a steady state at some a e X, then it has a combinational behavior with respect to the output, if a unique response y is associated with a, independently of the initial state ZR C Z. Otherwise, the circuit has a sequential behavior at a. If a particular circuit C operates within these limits for all x & X, it is said that C realizes 4b(x,y). It will now be shown that the < relation between characteristic functions is the governing principle in functional decomposition. First, let a cascade realization of a function y(x) be considered (Fig. 2) .
Without loss of generality, let X = B'. The modules C1 and C2 are represented by their CCF's 4icj(x,yj) and 4'C2(X,Y1,Y2), respectively. The OCF to be realized is 4(x,y), assuming +(x,y) = 1 to be consistent. For a cascade interconnection, the overall CCF is
from (1) . Hence, if tc < F, then 1 is realized (Lemma 2). That is a) there exists some circuit C1 that would complete the realization of 4(x,y) iff t1(x,y) = 1 is consistent with respect to solutions y1(x); b) a circuit C1 represented by 4bc(x,yj) will complete the realization of (Dx,y) iff 4cj(x,yj) < tD(x,y).
(See Appendix for Proof.)
Remark: If kbC2(X,Yi,y) = 1 has a unique solution y(x,y1)(C2 is combinational), then the expression (5) is equivalent to (6) 41(x,Yl) = E t(FC2(X,YlY) This form is computationally simpler, and it corresponds to the decomposition procedure as used, for instance, in [3] , [6] , [16] .-Lemma 4: Determination of OCF for C2: Assuming that C1 is known, then the OCF of the yet unknown circuit C2 is given as '12(X,Y1,Y) = 4cl(x,yl) + 'I(X,y) (7) that is, a circuit C2 will complete the realization of t(x,y)
Similar statements can be derived for parallel realization, as shown in Fig. 3 .
Lemma 5: Parallel Realization-C1 Unknown: Assuming that C2 is known, then the OCF describing the missing module C1 is obtained as 41(X,Y1) = H 2FC2(X,Y) + 44X,yl,Y)l. GEBj2 (8) That is a) there exists some circuit C1 that would complete the realization of s1 iff~b(x,yl) = 1 is consistent for solution y1(x ); b) a circuit C1 would complete the realization of F iff 4cD(X,y1) < +1(X,yD) -sC3XA+Y21,Y) +(X,7)}.- (11) The simplification arises as a result of the expressions (6) and (9) 2) Any of the circuit modules in Fig. 4 may be of a sequential character (multiple steady states at any x eB), provided that the corresponding CCF's properly describe their steady states. In some cases, when a module is sequential, Theorem 3 places a stronger condition on the realization than necessary. This is due to the fact that some input states may never be generated by the preceding circuit, and thus some input sequences may not ever occur either, even if x states are varied at random. Consequently, some of the steady output states of the particular sequential module may not be reachable. The module could then be represented by its effective characteristic function 4Y(-,eff, such that 4bCeff 4C. The theorem thus becomes sufficient only, since there may exist cases such that (Dc i+ +, but 4.Ceff < C. Unfortunately, +Ceff may not be easily obtainable, for the preceding circuit need not be known as yet (e.g., Lemma 3).
3) A complex multilevel realization of 4.(x,y) may be obtained by a repeated application of Theorem 3 or Lemmas 3-5.
4) Any feed-forward line from a lower stage to a higher one can be incorporated as a circuit described by the CCF corresponding to the equation of a pure interconnection. In such a case, it represents the decomposition procedure as used in [3] . Also, expressions (6), (9) , and (11) apply.
IV. DEGENERATE SEQUENTIAL CIRCUITS
All the circuits so far considered were assumed to be of the general type as shown in Fig. 1 . The modules were represented by an overall CCF relating output steady states with the input stimuli. It will be shown here what the character of a circuit with loops should be, so as to bring any savings on gates as compared to purely combinational circuits realizing the same function.
Without loss of generality, the discussion can be limited to the case where the circuit f of Fig. 1 is just a pure interconnection, i.e., y = z, since any other case can be transformed into this one by applying Lemma ,q(x,p(x,y)) represents a direct-transition circuit realizing CF(x,y). Conversely, for any direct-transition circuit y' = g(x,y) realizing (D there exists a function p* (x,y) such that g(x,y) = n(x,p*(x,y)). (See Appendix for Proof.)
V. COMPUTATION TECHNIQUES AND EXAMPLES
The purpose of this section is to show some examples illustrating the use and power of the methodology developed. First, however, it is necessary to specify certain techniques and tools through which computational algorithms could efficiently be developed and executed.
Two approaches will be considered here. For problems with few variables (-6), Marquand maps, combined with hand manipulation of algebraic expressions, will be used [3] , [12] , [14] , [20] , [25] . For larger problems (>6) variables), the use of algebraic techniques based on cubical array operations will be investigated [8] , [19] , [29] .
A. Map Techniques
From the large number of possible map representations of Boolean functions, the so-called Marquand map will be used here because of its simplicity of construction; its format remains the same for a different number of variables. Also, this type of map has been used for solving BE [1] , [3] , [12] , [14] , [20] , [25] . The columns of each map will always be labeled by the states of independent variables, the rows then by the dependent variables.
B. Cubical Arrays
The representation of a Boolean function in terms of cubical complexes (arrays) and the associated operations have been described elsewhere [8] , [19] , [23] . There are a number of points, however, which should be mentioned befote proceeding to the examples. Namely, the following.
a) There is no need for special multiple-output function arrays [8] , since characteristic functions are of a single output only. As such they can be represented by their ON or OFF arrays. In fact, the so-called "function array" [8] corresponds If, for instance, the output generating function y = f(x,z) = X2 + xl(z2 + z1) is connected to the circuit g (as in Fig. 1 Since Xc = 1 has a unique solution, then by Theorem 1 the entire circuit has combinational behavior. The function generated is thus y = x1 + x2. It is obvious that from a practical point of view it is rather difficult to imagine that such a complicated circuit would ever be used to generate this function. However, it was meant to serve only as an illustration of the method. Example 2: To illustrate the decomposition theorem, let the same function y = x1 + x2 as in Example 1 be considered.
The output characteristic function of y(x) is k(x,y) = y(x1 + x2) + yXly2 the map is identical to the Map #5 before. Clearly, Theorem 2 is satisfied for the circuit of In order to obtain all direct-transition circuits C1 in "one package," Lemma 6 will be applied here. of Example 1 will make n(x,p(x,z)) = g(x,z).
The resulting direct-transition circuit is not normal, the total state x1x2z1z2 = 0 1 0 0 is transient; also, the circuit has oscillations for x x2 = 1 1 with the steady states being z1 and Z2 = 0 0 and 1 1. However, due to critical race conditions, these oscillations would not occur in an actual circuit, and either stable 01 or 10 would be attained. Either case, though, would not affect the behavior of the circuit. Note that the oscillations would not be simple.
The combined steady-state characteristic function (bc is shown in Map # 10. whose characteristic function (Fg (x,z,z' ) is shown in Map #7.
The function D2 iS shown in Map # 11. with a closed loop as described in [11] . The particular circuit built from NOR gates is shown in Fig. 5 . It will be shown how the characteristic functions are formed, and a test will be performed to investigate whether the next-state generator part of the circuit is a sequential circuit that could degenerate into a combinational one (Theorem 4).
The next-state generator g could be described as: z = Y3x1, z2 = zlx2, Z3 = z2x3. The output generator f Yl = Z3X1, Y2 = ZlX2, Y3 = Z2X3.
In describing the computational algorithms, a similar formalism will be used as given in [4] , [8] . Otherwise, C contains the cover of the inconsistency points. In this case C = 111~-XI= 1, X2=-1, X3= 1.
There are simple oscillations at this input state, which just confirms a known fact [11] . and C = 0-empty; hence, the circuit is nondegenerate and it cannot be transformed into a combinational circuit by freezing the feedback at a constant value.
VI. CONCLUSIONS
A methodology based on the theory of Boolean equations permitting a unified approach to the analysis and synthesis of generalized combinational circuits has been described. The approach is governed by a newly discovered K relationship between so-called circuit and output characteristic functions, signifying functional realization. It provides the mechanism for generating the output characteristic function (F for the part of a network that is still left unknown during a synthesis procedure. Independently of the position of the unknown circuit, two conditions must be satisfied for a decomposition/realization to exist, namely: a) a decomposition exists if 4) = 1 is consistent; b) a particular circuit represented by its CCF (Pc, which is to complete the realization, must satisfy (Fc K +.
The modules may be sequential circuits.
The methodology was then used to analyze the necessity of feedback loops in a circuit realizing a particular OCF (F. 754 A condition for degeneracy of a sequential circuit to a combinational one was derived, and a class of directtransition circuits (degenerate) was defined. Moreover, conditions that a nondegenerate circuit must satisfy were specified. Although a method for generating direct-transition circuits was discovered, the synthesis of nondegenerate sequential circuits realizing a given 4' is still an open question.
From the computational point of view, it was shown that problems can be solved numerically using either maps or cubical complexes. The latter proved to be especially suitable for algorithmic processing.
The particular approach to decomposition is rather flexible [4] , and it can be made a part of a set of computer-aided synthesis programs, such as [3] , [18] , [22] . The functional realization condition as reflected in the -relationship leads to a new approach to fault detection in combinational circuits [41, [5] . B. Proof to Theorem 2 The specification of the function y(x) can be written as a system of relations Yi (x) and Yij : i (x) + d-(x), i =1 .,q which have to be satisfied simultaneously. However, the characteristic function of this system is (3). That is, the solutions to 4'(a,y) = 1, a C B2, are the permissible states y that a circuit may at most assume to realize the function y(x). If the circuit operates on X, then all defined (not don't care) points of y(x) must lie in X. Hence the condition (7) . By Definition 4 the function C(x,y) is an OCF, and if realized by C (Lemma 2), then C realizes y(x), too. The proof in the opposite direction is similar.
C. Proof to Lemma 3 From (4) and Lemma 2 it follows that H 14'C1(X4 + 'C2(xA,y)} + '(x,y) = 1 identically. This can be rewritten as _4CI(X,) + IC2(XC,AY) + C(x,y) = 1 (13) for all x C B2, ,B e B1, and y & B . Therefore, for all x C B2, Yi C Bq' H %C((X,Yi) + DC2(X,Yl,Y) + 4+(X,7y)} = 1.
yEyBY Or 'C1(X,yl) + H R'C2(X,Y1,y) + 4(X,,y)} = 1.
-y(=Ba (14) But (14) is equivalent to 4'cl(x,yl) < H 4'DC2(x,Yl,Y) + +(x,y)l -1 CBa (15) for all x C B', y, C Bg1. It has to be shown that a) g*(x) realizes 4', and b) that the circuit g* (x) has a lower gate-lead cost. a) Since g* is a purely combinational circuit then that is, by Lemma 2, g*(x) realizes 4'. b) Let it be initially assumed that the internal structure of g corresponds to a simple sum of products form of the function g(x,y). Therefore, the implementation of g* will req as many AND gates as g, but each gate req fan-in because of the missing terms t,j(y). Also has a lower or equal fan-in. Consequently, t] cost of g* is lower than that of g. If now the internal structure of g is represer form other than EH, a procedure similar to th can again be applied to produce g*. Its implem always require a lower fan-in of the gates, eve. number of gates should remain the same as i G. Proof to Lemma 6 It can be easily accomplished using the L form of ,q(x,y) [4] , [20] , [21] . For the convers g(x,y) can be used.
